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Abstract—We present our new fabrication Process for Super-
conductor Electronics (PSE2) that integrates two (2) layers of Jo-
sephson junctions (JJs) in a fully planarized multilayer process on 
200-mm wafers. The two junction layers can be, e.g., conventional 
Superconductor-Insulator-Superconductor (SIS) Nb/Al/AlOx/Nb 
junctions with the same or different Josephson critical current 
densities, Jc. The process also allows integration of high-Jc Super-
conductor–Ferromagnet–Superconductor (SFS) or SFS’S JJs on 
the first junction layer with Nb/Al/AlOx/Nb trilayer junctions on 
the second JJ layer, or vice versa. In the present node, the SFS tri-
layer, Nb/Ni/Nb is placed below the standard SIS trilayer and sep-
arated by one niobium wiring layer. The main purpose of integrat-
ing the SFS and SIS junction layers is to provide compact π-phase 
shifters in logic cells of superconductor digital circuits and random 
access memories, and thereby increase the integration scale and 
functional density of superconductor electronics. The current node 
of the two-junction-layer process has six planarized niobium lay-
ers, two layers of resistors, and 350-nm minimum feature size. The 
target critical current densities for the SIS JJs are 100 μA/μm2 and 
200 μA/μm2. We present the salient features of the new process, 
fabrication details, and characterization results on two layers of 
JJs integrated into one process, both for the conventional and π-
junctions.  
  
Index Terms—Josephson device fabrication, Nb/AlOx/Nb junc-
tions, Nb/Ni/Nb junctions, π-junctions, SFS junctions, SFQ elec-
tronics, superconducting device fabrication, superconducting 
electronics, superconducting electronics fabrication. 
I.  INTRODUCTION 
VER the past six years,  our team has developed several 
nodes of the MIT Lincoln Laboratory (MIT LL) fabrica-
tion process for superconductor electronics (SCE), named 
SFQee, by progressively increasing the number of supercon-
ducting layers and decreasing the minimum linewidth [1]-[4]. 
This process development has been done within the frame-
work of the IARPA C3 Program [5] for applications in energy 
efficient digital circuits based on different versions of pulse-
based Single Flux Quantum (SFQ) logic.  
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Our standard SFQ5ee process node has one layer of 
Nb/Al/AlOx/Nb [6] Josephson junctions (JJs), nine supercon-
ducting layers, full planarization on all metal layers, and 350-
nm minimum feature size. Using this development approach, 
we have demonstrated circuits with close to one million JJs 
and circuit density over 1.3×106 JJ/cm2 [7],[8]. To further in-
crease the integration scale, we have recently introduced a fab-
rication process with self-shunted JJs and thin-film kinetic in-
ductors [4],[9] in order to eliminate shunt resistors and reduce 
the area occupied by circuit inductors, the main impediments 
to increasing the integration scale of superconductor electron-
ics [10]. The integration scale of SCE can be further increased 
by implementing multiple layers of active devices – Josephson 
junctions. A fabrication process with two Nb/Al/AlOx/Nb tri-
layers with Jc = 100 μA/μm2 was recently demonstrated [11] 
but applied so far only to fabrication of simple quantum-flux-
parametron (QFP) circuits using all JJs of the same, about 
1 μm, size. 
To grow the integration scale of superconductor electronics 
and enable high-density, integrated cryogenic memories, it 
would also be highly desirable to incorporate new materials, in 
particular magnetic materials and high-k dielectrics, into su-
perconductor integrated circuits fabrication. It is well known 
that JJs with magnetic barriers possess many interesting prop-
erties [12] that can be very beneficial for superconductor elec-
tronics; see, e.g., [13] for a review. For instance, potential 
benefits of Josephson π-junctions, i.e., JJs having a π phase 
change of the superconducting wave function across the barri-
er, were suggested a long time ago [14]. SFS-type π-junctions 
[15],[16] can work as phase shifters in logic gates and increase 
their operation margins, see, e.g., [16]-[21] and references 
therein. Also, critical current of JJs with magnetic barriers 
(magnetic JJs) can be varied by changing their internal mag-
netization. This feature can be used in cryogenic memories, 
superconducting spintronics, and other applications, see [13], 
[22], [23] for a review. However, an industrial quality tech-
nology for integration of magnetic π-junctions with regular (0-
shift) junctions in large-scale integrated circuits has not been 
developed, despite a considerable amount of research on Jo-
sephson junctions with a vast variety of magnetic barriers, and 
demonstrations of simple circuits.  
O 
  
2 
In this work, we present our new fabrication process PSE2 
that integrates two layers of Josephson junctions. These layers 
can be conventional SIS JJs with the same or different Jc val-
ues, or any one of them can be a layer of high-Jc SFS junc-
tions, e.g., Nb/Ni/Nb. In order to characterize the process, we 
investigated and present below fabrication details and JJ test-
ing results for the following combinations:  
a) two layers of Nb/Al/AlOx/Nb JJs with Jc = 100 μA/μm2;  
b) self-shunted Nb/Al/AlOx/Nb JJs with Jc = 600 μA/μm2 
on the first layer and our standard Nb/Al/AlOx/Nb JJs 
with Jc = 100 μA/μm2 on the second layer; 
c) high-Jc Nb/Ni/Nb (SFS-type) or Nb/Ni/Mo2N/Nb 
(SFS”S-type) π-junctions on the first layer and 
Nb/Al/AlOx/Nb JJs with Jc = 100 μA/μm2 on the second. 
II. PSE2 PROCESS OVERVIEW 
A.  Layer Stack and Jc Options 
A cross section of the PSE2 process is shown in Fig. 1a. In 
this process, interlayer SiO2 dielectric is deposited over each 
patterned Nb layer and planarized using chemical-mechanical 
polishing (CMP). This provides smooth, planarized dielectric 
surfaces for placing JJ trilayers at any convenient level, and 
enables deep submicron patterning of all layers by 248-nm 
photolithography and high-density plasma etching.  
The process consists of two basic 3-Nb-layer process mod-
ules stacked on top of each other. The first module has a Nb 
ground plane layer (labeled M4 in white in Fig. 1a), a JJ tri-
layer (J5/M5), a top Nb wiring layer (M6), and a resistor layer 
(R4). We start numbering Nb layers from M4 in order to re-
serve numbers for additional wiring layers if they need to be 
placed below the first ground plane in the future and to pre-
serve the same notations of the lithographic layers as the ones 
used in our SFQ4ee and SFQ5ee processes.  
The second 3-Nb-layer module has the second JJ trilayer 
(J7/M7), top wiring layer (M8), the second resistor layer (R7), 
and a Nb ground plane (M9) on top of the stack. The two 
modules differ by the relative position of the resistor layer and 
the way resistors are wired. In the 1st module, R4 resistors are 
below the trilayer and interconnected by the trilayer’s base 
electrode, M5. In the 2nd module, R7 resistors are above the 
trilayer and interconnected by the top wiring layer, M8 along 
with the junctions. 
The fabrication process of the first module is very similar to 
our new process SC1 [24], whereas the second JJ module is 
identical to the SFQee process developed in [1],[2]. Vias to 
Nb layers M4, M5, etc., are named, respectively, I4, I5, etc. 
Contact holes to resistors R4 and R7 are named C4 and C7R, 
and to contacts to junctions J5 and J7 as C5J and C7J, respec-
tively. We also kept, wherever possible, the same thicknesses 
of metal and dielectric layers in order to preserve the same in-
ductance values. This allowed us to port designs of all test 
structures, process control monitors (PCMs), and simple cir-
cuits from the SFQ5ee process, using a simple remapping.  
In the course of process development, we also used a trun-
cated version of the PSE2 process, which lacks one niobium 
 
(a) 
 
(b) 
 
(c) 
Fig. 1. (a) A scanning electron microscope (SEM) image of a cross section 
made by focused ion beam (FIB) of a new process, PSE2 with two layers of Jo-
sephson junctions placed near the bottom of the process stack. White labels indi-
cate process layers in notations used in the SFQ5ee process: J5 is the first Jo-
sephson junction layer, C5J – top via to junction J5, R4 – the first resistor layer, 
C4 – via to the resistor R4, I4 – via to Nb layer M4, and so on. M7 is the base 
electrode of the second trilayer and J7 is the second layer of JJs. Note the differ-
ence in placement of the first resistor layer R4, which is below J5, relative to the 
second resistor layer R7, which is above J7. 
(b) A zoom in on the PSE2 cross section, showing 700-nm diameter junctions 
J5 and J7. The anodic Nb oxide layer is clearly visible around the junctions J5 
and J7; also visible on the surface of layers M5 and M7 is a columnar mixed-
oxide (Nb/Al)Ox layer formed during anodization of the Al layer on Nb base 
electrode of the trilayers. The top surface of the wafer is passivated by SiO2 and 
chip contact pads are metallized by Pt/Au through passivation openings (PO). 
(c) Cross section of a structure fabricated by the truncated process PSE2* with 
two layers of Nb/Al/AlOx/Nb Josephson junctions, J5 and J6, placed above each 
other. With respect to PSE2, the PSE* process lacks one wiring layer between 
the two trilayers, labeled M6 in (a) and (b). Resistors and the fifth Nb layer are 
not visible in this test structure. Junctions J5 and J6 are circular JJs with a diame-
ter of 700 nm. The PSE2* was used in some process development runs in order 
to investigate possible proximity effects between JJs on the adjacent layers. 
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layer between the first and the second layer of junctions, as 
shown in Fig. 1(b). We will refer to this process as PSE2*. 
This process was used in some of the runs in order to investi-
gate possible proximity effects between JJs on adjacent layers, 
J5 and J6 in Fig. 1b.  
We investigated and suggest for implementation the follow-
ing combinations of Josephson junction layers: a) two layers 
of Nb/Al/AlOx/Nb with the same target Jc values of 
100 μA/μm2; b) two layers of Nb/Al/AlOx/Nb with different Jc 
values: 600 μA/μm2 on the 1st layer and 100 μA/μm2 on the 2nd 
layer; c) Nb/Ni/Nb π-junctions on the 1st junction layer and 
Nb/Al/AlOx/Nb JJs with Jc = 100 μA/μm2 on the 2nd JJ layer. 
We prefer to place the higher-Jc trilayer at the bottom of the 
process stack because its thinner barrier is more sensitive to 
the surface quality and because it requires smaller-size JJs, 
which are easier to fabricate on the lower levels. 
For the SFS trilayer, we have investigated only its place-
ment as the first JJ layer at the bottom of the process stack. 
Since the intended use of the SFS junctions is as passive π-
phase shifters and not switching JJs, there are no strict re-
quirements to the exact value and spread of their critical cur-
rents, Ic. The JJs only must be in the π-junction regime and 
must have much larger Ic than other JJs in the logic, in which 
case the Josephson inductance of the π-junctions can be ne-
glected in comparison with the geometrical and kinetic induct-
ances of the cell inductors. These relaxed requirements to Ic 
simplify fabrication of π-junctions and could allow use of the 
SFS layer as the second JJ layer if this becomes more conven-
ient from the design standpoint. 
A summary of the PSE2 salient features is given in Table I. 
B. SIS and SFS Trilayers Fabrication 
 
 Our fabrication process for Nb/Al/AlOx/Nb junctions was 
described in detail in [1]–[3],[24]. We adjusted the Nb deposi-
tion process in order to obtain a more uniform stress distribu-
tion, primarily between the center and edge of the wafers. This 
was achieved by decreasing the sputtering power below 1 kW 
and lowering the Ar pressure to about 0.13 Pa [23].  
For the fabrication of π-junctions, we used Nb/Ni/Nb tri-
layers deposited in-situ on 200-mm wafers in an Endura PVD 
cluster tool (Applied Materials, Inc.) Based on the recent re-
sults on Nb/Ni/Nb junctions [25],[26], the π-junction regime 
spans the range of Ni thicknesses from about 0.8 nm to about 
3.4 nm. In our process, we target the center of this range, us-
ing trilayers with the nominal thickness of Ni barrier tNi = 2, 
2.5, and 3 nm.  
In some experiments we also implemented Nb/Ni/Mo2N/Nb 
junctions, making a SFS’S-type structure, where a 35-nm 
overlay of superconducting Mo2N [4] was deposited on the Ni 
surface prior to the Nb top electrode deposition. This amor-
phous overlay was used to decrease the Josephson critical cur-
rent density of magnetic junctions by modifying the interface 
with the Nb top electrode. 
C. 248-nm Photolithography 
For 248-nm photolithography of all process layers, we use a 
Canon FPA-3000 EX4 stepper and a TEL-12 photoresist pro-
cessing cluster. We use AR3 bottom antireflection coating 
(BARC) with 62-nm thickness and UV5-0.6 photoresist with 
540-nm thickness for photolithography of all metal layers; 
UV5-0.8 resist with 690-nm thickness is used for dielectric 
layers. The exposure dose for metal layers is typically in the 
range from 120 to 170 J/m2 and is optimized for the required 
feature size and CD control. For dielectric layers, the dose is 
in the range from 230 to 270 J/m2. 
D. Etching: Nb, Ni, Resistors, Interlayer SiO2 
Nb etching is done in a SAMCO RIE-202 cluster tool. We 
use high-density plasma etching at an RF power of 600 W and 
 
(a) 
 
(b) 
Fig. 2. SEM images of Nb/Ni/Nb Josephson junctions with 500-nm diameter 
after photolithography and etching of the top Nb electrode.  (a) A single 500-nm 
Nb/Ni/Nb junction; (b) arrays of 500-nm Nb/Ni/Nb junctions. SEM images were 
taken at a 45o wafer tilt. 
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bias power of 200 W, a Cl2/Ar mixture with 90/10 sccm flow 
rates, and 0.7 Pa pressure. The etching end-point is detected 
using an optical emission spectrograph. 
The junction Nb top electrode etching is stopped on 
Al/AlOx in case of Nb/Al/AlOx/Nb and on Ni for Nb/Ni/Nb 
junctions. After dry stripping of the photoresist etch mask, the 
wafers are anodized in ammonium pentaborate solution in 
ethylene glycol at 20 V in order to convert the Al layer (or Ni 
barrier layer) remaining on the exposed surface of the trilayer 
base electrode into anodic oxides, and to passivate the side-
walls of Nb junctions; see Fig. 1b. 
The typical SEM images of the etched Nb/Ni/Nb junctions 
with diameter d = 500 nm are shown in Fig. 2.  
Ni barrier etching required for patterning the base electrode 
of JJs is done in a Centura BE cluster tool, using a Cl2/Ar mix-
ture and high bias power. 
Etching of Mo and MoNx resistors is done in a Centura BE 
cluster tool, using an RF power of 600 W, bias power of 
60 W, a SF6/O2 mixture at 1.33 Pa, and 60/40 sccm flow rates. 
SiO2 etching is done in a SAMCO RIE-200 system, using 
an RF power of 700 W and bias power of 300 W, a 
CF4/CHF3/Ar mixture at 3 Pa, and 50/50/50 sccm flow rates. 
Photoresist stripping is done in O2 plasma in the SAMCO 
RIE-202 cluster tool. We usually use an additional wet clean-
ing after the dry stripping to remove etch residues from the 
wafer surface, using a commercial remover. 
E. Interlayer Dielectric Deposition and CMP 
Each patterned junction layer is planarized by depositing a 
thick layer of SiO2 and polishing it down to the process-
required interlayer dielectric thickness by chemical-
mechanical polishing (CMP). SiO2 deposition is done in a Se-
quel (Novellus) PECVD system, using a SiH4/N2O/N2 gas 
mixture at 2.4 Torr, 300/11000/1500 sccm flow rates, 1.1 kW 
RF power, and about a 4.5 nm/s deposition rate. SiO2 PECVD 
is done at 150 oC in order to prevent degradation of the Nb and 
Josephson junctions. Dielectric CMP is done using a Mirra 
(Applied Materials, Inc.) polisher with five-zone pressure ad-
justment. We use silica-based polishing slurry W-2000 and 
DOW-IC1000 polishing pad (Rodel, Inc.). Polishing rate and 
uniformity are optimized by adjusting the polisher head pres-
sure and platen/head rotation speed. 
III. ELECTRICAL TEST RESULTS 
A. Two Layers of Nb/Al/AlOx/Nb Junctions 
The uniformity of Jc on both junction layers and electrical 
properties of Josephson junctions were characterized firstly at 
room temperature by using a wafer prober to measure the re-
sistance of individual JJs on all dies on the wafer, about 400 
JJs on each die. Room-temperature resistance R300 or conduct-
ance G300 = 1/R300 of JJs and their distributions directly char-
acterize the value and distribution of junction Ic as follows 
from [27]; see also [1] for more details.  
We present statistical data for the smallest (700-nm-
diameter) JJs allowed in the process because their parameter 
variations represent the largest possible variation of JJ pa-
rameters in the process. Larger junctions have smaller varia-
tions within the die and across the wafer. After dicing the wa-
fers, individual JJs and series array of JJs were measured also 
at 4.2 K to confirm the results, but on a much smaller number 
of dies. 
It can be seen from the wafermaps and the data presented in 
Fig. 3 that the first and the second trilayer have very similar 
properties and similar distributions of JJ parameters across 
200-mm wafers. The map shows the mean resistance of 110 
JJs on each die, within a 5 mm x 5 mm chip, and the second 
moment of the resistance distribution, which we, for conven-
ience, refer to as a standard deviation, 1σ (normalized to the 
mean value). This does not imply a true normality of the dis-
tribution based on limited statistics. We note that the re-
sistance wafermaps represent a cumulative effect of a global 
variation of the tunnel barrier transparency (Jc) on the wafer 
scale, characterized by the mean values, and local variations of 
the junction area and the barrier within the die, which are 
characterized by the normalized standard deviation. 
The data for a different combination of Jcs of the trilayers 
are shown in Fig. 4. In this case we targeted Jc = 600 µA/µm2 
on the first trilayer and 100 µA/µm2 on the second trilayer. 
The corresponding targets for the resistance R300 of 700-nm 
circular JJs are 7±0.7 Ω for the first trilayer and 40±4 Ω for 
the second trilayer.  
On all studied wafers, we have observed a factor of two 
larger resistance variation on the chip (die) for the 
600-µA/µm2 high-Jc junctions than for our standard 
100-µA/µm2 junctions, independently of whether the high-Jc 
junctions are on the first or the second trilayer. Since the pro-
cess of junction area definition is identical for both trilayers, 
this can only be explained by a factor of ~2x higher barrier 
TABLE I 
PSE2 FABRICATION PROCESS PARAMETERS 
 
Parameter / Trilayer  Nb/Al/AlOX/Nb Nb/Ni/Nb 
Base electrode (BE) thickness (nm)  150 150 
Top electrode thickness (nm)  170 170 
Al thickness (nm)  8 - 
Ni barrier thickness (nm)  - 2, 2.5, 3 
Junction anodization voltage (V)  20 20 
Thickness of Nb ground planes and 
wires (nm) 
 
200 200 
SiO2 interlayer dielectric thickness 
(nm)  200 200 
Minimum JJ diameter (nm)  600 500 
JJ surround by BE (nm)  350 350 
Minimum via to JJ (nm)  350 350 
Minimum linewidth / space (μm)  0.35 / 0.35 035 / 0.35 
Resistor layer sheet resistance, Rs 
(Ω/sq) 
 
2 or 6 2 or 6 
Minimum interlayer via diameter 
(nm) 
 400 400 
Via type  etched etched 
Via stackinga  2 2 
Jc (mA/μm2)  0.1; 0.2; 0.6 >3 
aA number of vias that can be stacked on top of each other; no stacking means 
that vias on adjacent levels need to be staggered. 
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transparency fluctuations in the high-Jc trilayers than in the 
medium-Jc (100-µA/µm2) trilayers. 
In the truncated process PSE2*, junctions J5 and J6 share 
one Nb layer because the bottom electrode of the second tri-
layer (with J6 junctions) is used to contact the top electrode of 
J5 junctions on the first trilayer. For closely spaced high-Jc 
junctions J5 and J6, switching of a JJ from the superconduct-
ing state to the normal state above the gap voltage on one JJ 
layer may reduce the critical current of the adjacent junction 
on another JJ layer. This influence is likely caused by the in-
jection of nonequilibrium quasiparticles and phonons generat-
ed in the switched JJ into the superconducting electrode shared 
by the adjacent junctions, increasing the effective local tem-
perature. These nonequilibrium effects and junction separation 
dependence will be considered elsewhere.  
 
(a) 
 
(b) 
Fig. 3. Wafermaps of the mean resistance of 700-nm circular JJs at room tem-
perature on two Nb/Al/AlOx/Nb trilayers of a typical 200-mm wafer fabricated 
by the PSE2* process with target Jc = 100 μA/μm2. (a) The first junction layer 
J5; (b) the second junction layer J6. The target room-temperature resistance of 
700-nm JJs on both trilayers is 40±4 Ω, which corresponds to Jc of 100 μA/μm2 
± 10%. The mean resistance on each die is shown along with the second moment 
of the distribution (standard deviation) normalized to the mean value. The wafer-
mean values are <R300 > =39.6 and 40.1 Ω for J5 and J6 junctions, respectively. 
The total min-to-max spread across the wafer (normalized to the wafer mean) is 
19.7% and 12.5%, respectively, for the first and second trilayer. The spread of 
R300 is a cumulative effect of the tunnel barrier transparency, i.e., Jc variation 
across the wafer and junction area variations. 
 
(a) 
 
(b) 
Fig. 4. Wafermaps of the mean resistance of 700-nm circular JJs at room-T on 
two Nb/Al/AlOx/Nb trilayers fabricated by the PSE2* process with target Jc = 
600 μA/μm2 on the first trilayer and 100 μA/μm2 on the second trilayer. The cor-
responding targets for the room-T resistance of 700-nm JJs are 7±0.7 Ω on the 
first trilayer and 40±4 Ω on the second trilayer. The obtained wafer-mean junc-
tion resistance <R300> on the trilayers is 7.0 Ω and 39.6 Ω, respectively. Note a 
factor of two larger total min-to-max spread of the JJ parameters across the wa-
fer and on the die in the high-Jc case than on the standard 100-μA/μm2 trilayer. 
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An extra layer of Nb was added between the two layers of 
JJs in the full PSE2 process, as shown in Fig. 1b. Wafermaps 
in Fig. 5 show the mean resistance of 700-nm JJs on each die 
(132 JJs per 5 mm x 5 mm chip on each die) of a wafer with Jc 
target of 600 µA/µm2 on the first trilayer and the standard Jc 
of 100 µA/µm2 on the second trilayer. These results should be 
compared with Fig. 4. The wafer-mean resistance of 7.04 Ω 
and the on-chip parameter spread on the high-Jc trilayer are 
very similar to the results in Fig. 4 for the PSE2* process. 
However, the min-to-max resistance variation across the wa-
fer, and hence the Jc variation on the first trilayer is larger in 
the PSE2 process. We continue investigating potential causes 
of this variation. 
B. Nb/Ni/Nb Junctions  
The typical current-voltage (I-V) characteristics of circular 
Nb/Ni/Nb junctions with 0.7-μm and 1-μm diameter are 
shown in Fig. 6 for the trilayers with tNi = 2.5 nm and 3.0 nm. 
JJ parameters extracted from the I-Vs are also shown. For 
these tNi values, the Jc of Nb/Ni/Nb JJs exceeds 3 mA/μm2. 
Therefore, their implementation as nonswitching π-phase 
shifters should not be a problem.  
To demonstrate that Ni layer in the junctions is magnetic, 
we measured the critical current dependence on magnetic 
field, Ic(B). For these measurements, we selected the SFS’S-
type junctions because they have lower Jc than Nb/Ni/Nb junc-
tions and, respectively, lower Ic. This reduces self-field effects 
and allows using larger-diameter JJs requiring smaller magnet-
 
(a) 
 
(b) 
Fig. 6. Typical I-V characteristics for Nb/Ni/Nb trilayer junctions with tNi =  
2.5 nm (blue crosses) and 3.0 nm (red dots) at T = 4.2 K: (a) circular JJs with 
0.7-μm diameter; (b) circular JJs with 1-μm diameter. All other parameters of 
JJs inferred from I-V characteristics are given in the legends. The average IcRn 
product of Nb/Ni/Nb JJs is about 66 µV and 35 µV for tNi = 2.5 nm and 
3.0 nm, respectively, which agree with the IcRn(tNi) data in [25],[26]. 
 
(a) 
 
(b) 
Fig. 5. Wafermaps of room-T resistance of 700-nm JJs on a typical wafer fab-
ricated in the PSE2 process. (a) The first trilayer with target Jc = 600 µA/µm2; 
(b) The second trilayer with target Jc = 100 µA/µm2; total min-to-max resistance 
variation on the second trilayer is 8.8%. The mean resistance and the standard 
deviation are shown on each die, based on 132 JJs measured per 5 mm x 5 mm 
chip. Note that the Jc target on the second trilayer was missed on this wafer, re-
sulting in the wafer-mean resistance of 31.7 Ω instead of 40 Ω. 
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ic fields to modulate Ic, thereby helping to reduce flux trap-
ping.  
Fig. 7 shows a modulation of the critical current of the typi-
cal Nb/Ni/Mo2N/Nb JJ with diameter of d = 2.24 µm and tNi = 
3.0 nm in a magnetic field B parallel to the junction plane. The 
junction was magnetized before the measurements in a mag-
netic field of −100 G (0.01 T). The obtained Ic(B) modulation 
curve is shifted with respect to the zero field by ΔB ≈ 15 G 
(1.5 mT), see Fig. 7, which corresponds to the residual internal 
field produced by the magnetized Ni layer. 
For the circular junctions, the Ic(B) dependence, in the ab-
sence of the internal magnetization, is given by the Airy dif-
fraction pattern Ic(B) = Ic0|2J1(x)/x|, where J1(x) is the Bessel 
function of the first kind and x = πΦ/Φ0, Φ0 is the flux quan-
tum, and Φ = B(λ1 + λ2 + tNi)d is the magnetic flux threading 
the junction; λ1 and λ2 are the magnetic field penetration 
depths in the junction electrodes. A fit to this function is 
shown by the solid blue curve in Fig. 7. For comparison, the 
red dashed curve in Fig. 7 shows the Fraunhofer diffraction 
pattern, Ic(B) = Ic0|sin(x)/x|, expected for square junctions.  
From the Airy function fit, the distance between zeros in the 
central lobe of the Ic(B) is 125.6 G, which gives λ1 + λ2 ≈ 
177 nm.  The latter is extremely close to the 2λNb value of 
180 nm expected for Nb electrodes, based on λNb = 90 nm fol-
lowing from the inductance measurements of Nb films used in 
our process [4],[28]. 
The residual magnetic field (remanence), Br of the Ni barri-
er can be estimated from ΔB by balancing magnetic fluxes in-
duced by the external and the residual fields ΔB(λ1 + λ2 + tNi) = 
BrtNi. This gives Br ≈ 0.9 kG (0.09 T) and the residual magnet-
ization of the Ni layer Mr = Br/4π of about 71.5 emu/cm3 
(8.0 emu/g or 8.0 J T−1 kg−1) about 1/7 of the saturation mag-
netization value of bulk Ni, Ms = 522.7 emu/cm3 
(58.6 J T−1 kg−1) [29]. Since very few JJs have been measured 
so far in this way, we do not have data on the dependence of 
the offset field ΔB and the residual field Br on the JJ size, mag-
netizing field strength, and Ni layer thickness. 
Unfortunately, we could not obtain sufficiently reliable in-
formation on the uniformity of the Ni barrier resistance and 
critical current density of Nb/Ni/Nb and Nb/Ni/Mo2N/Nb tri-
layers on the wafer scale from room-T measurements of JJs on 
the wafer prober. Due to a very small thickness and low re-
sistance of the Ni barrier, the junction resistance is dominated 
by the parasitic resistance of Nb electrodes surrounding the 
junction and of the top via to the junction; see, e.g., [30] de-
scribing these parasitics. Therefore, extensive cryogenic 
measurements are required to assess the uniformity of the SFS 
and SS’FS junctions, which are planned in the future.  
We also designed and fabricated various SQUID-type struc-
tures containing a combination of the regular and π-junctions 
on different junction layers. Modulation curves of these 
SQUIDs are used to demonstrate the π-phase shift introduced 
by each Nb/Ni/Nb JJ. These results will be presented else-
where. 
IV. CONCLUSION 
We have developed a new, fully planarized fabrication pro-
cess PSE2 with two active layers of Josephson junctions on 
200-mm wafers. Both of these layers can be Nb/Al/AlOx/Nb 
JJs with the same Jc =100 μA/μm2 or the bottom layer can 
have a higher Jc, e.g., 200 or 600 μA/μm2. Also, one of the 
two layers can be a Nb/Ni/Nb trilayer that provides high-Jc Jo-
sephson π-junctions. The latter can be used as passive π-phase 
shifters in logic cells for increasing the integration scale of su-
perconductor digital electronics. We presented the results of 
electrical characterization of both types of the junctions. 
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